Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (currently amended) A frequency divider comprising,

a first latch comprising a clock input for receiving a clock signal, and

a second latch comprising a latch circuit configured as a low-pass filter,

the second latch being crossed-coupled to the first latch;

wherein the second latch comprises

a differential pair of transistors including

a first pair of transistors comprising a first transistor coupled to second

transistor

 a second pair of transistors comprising a third transistor coupled to a fourth transistor

- each transistor having a drain, a source and a gate,

a drain of the first transistor and a drain of the third transistor being coupled to a source of the second transistor and to a source of the fourth transistor respectively

gates of the second transistor and fourth transistor receiving a signal generated by the first latch

gates of the first transistor and the third transistor being coupled to a control signal for determining a low-pass characteristic of the second latch;

wherein the control signal is a DC signal.

2-6. (canceled)

7. *(previously presented)* A frequency divider as claimed in claim 1, wherein each latch comprises a negative resistance coupled between the drains of said second

transistor and said fourth transistor and between the drain of the fifth transistor and drain of the sixth transistor, respectively.

8. (currently amended) A frequency divider comprising,

a first latch comprising a clock input for receiving a clock signal, and

a second latch comprising a latch circuit configured as a low-pass filter,

the second latch being crossed-coupled to the first latch;

resistors.

wherein the second latch comprises

a differential pair of transistors including

a <u>first fifth</u>-transistor and a <u>second sixth</u>-transistor each transistor having a drain, a source and a gate,

- a drain of the <u>first fifth</u>-transistor and the drain of the <u>second</u> sixth-transistor being coupled to supply voltage (Vs) via respective

a source of the <u>first fifth</u>-transistor and a source of the <u>second</u> sixth-transistor being coupled to a common potential,

gates of the <u>first fifth</u> transistor and <u>second sixth</u> transistor receiving a signal generated by the first latch.

9 – 12. (canceled)

13. *(new)* A frequency divider as claimed in claim 1, wherein the second latch comprises a differential pair of transistors including

a fifth transistor and a sixth transistor each transistor having a drain, a source and a gate,

- a drain of the fifth transistor and the drain of the sixth transistor being coupled to supply voltage via respective resistors,

a source of the fifth transistor and a source of the sixth transistor being coupled to a common potential,

gates of the fifth transistor and sixth transistor receiving a signal generated by the first latch.